Home / Advanced Search

  • Title/Keywords

  • Author/Affliations

  • Journal

  • Article Type

  • Start Year

  • End Year

Update SearchingClear
  • Articles
  • Online
Search Results (42)
  • Open Access

    RETRACTION

    RETRACTED: Implementation System of Human Eye Tracking Algorithm Based on FPGA

    Zhong Liu1,2, Xin’an Wang1, Chengjun Sun1, Ken Lu3

    CMC-Computers, Materials & Continua, Vol.58, No.3, pp. 653-664, 2019, DOI:10.32604/cmc.2019.04597

    Abstract With the high-speed development of transportation industry, highway traffic safety has become a considerable problem. Meanwhile, with the development of embedded system and hardware chip, in recent years, human eye detection eye tracking and positioning technology have been more and more widely used in man-machine interaction, security access control and visual detection.
    In this paper, the high parallelism of FPGA was utilized to realize an elliptical approximate real-time human eye tracking system, which was achieved by the series register structure and random sample consensus (RANSAC), thus improving the speed of image processing without using external memory. Because… More >

  • Open Access

    ARTICLE

    Secure Video Streaming with Lightweight Cipher PRESENT in an SDN Testbed

    Pengcheng Liu1, †, Xiaojun Wang1, †, S. R. Chaudhry1, Khalid Javeed2, Yue Ma3, *, Martin Collier1

    CMC-Computers, Materials & Continua, Vol.57, No.3, pp. 353-363, 2018, DOI:10.32604/cmc.2018.04142

    Abstract The combination of traditional processors and Field Programmable Gate Arrays (FPGA) is shaping the future networking platform for intensive computation in resource-constrained networks and devices. These networks present two key challenges of security and resource limitations. Lightweight ciphers are suitable to provide data security in such constrained environments. Implementing the lightweight PRESENT encryption algorithm in a reconfigurable platform (FPGAs) can offer secure communication service and flexibility. This paper presents hardware acceleration of security primitives in SDN using NETFPGA-10G. We implement an efficient design of the PRESENT algorithm for faster, smaller and lower power consumption hardware More >

Displaying 41-50 on page 5 of 42. Per Page