Open Access iconOpen Access

ARTICLE

crossmark

Invariant of Enhanced AES Algorithm Implementations Against Power Analysis Attacks

Nadia Mustaqim Ansari1,*, Rashid Hussain2, Sheeraz Arif3, Syed Sajjad Hussain4

1 Department of Electronic Engineering, Dawood University of Engineering & Technology, Karachi, Pakistan
2 Faculty of Engineering Sciences and Technology, Hamdard University, Karachi, Pakistan
3 Faculty of Information Technology, Salim Habib University, Karachi, Pakistan
4 Faculty of Computer Sciences, SZABIST, Karachi, Pakistan

* Corresponding Author: Nadia Mustaqim Ansari. Email: email

(This article belongs to the Special Issue: Computational Models for Pro-Smart Environments in Data Science Assisted IoT Systems)

Computers, Materials & Continua 2022, 72(1), 1861-1875. https://doi.org/10.32604/cmc.2022.023516

Abstract

The security of Internet of Things (IoT) is a challenging task for researchers due to plethora of IoT networks. Side Channel Attacks (SCA) are one of the major concerns. The prime objective of SCA is to acquire the information by observing the power consumption, electromagnetic (EM) field, timing analysis, and acoustics of the device. Later, the attackers perform statistical functions to recover the key. Advanced Encryption Standard (AES) algorithm has proved to be a good security solution for constrained IoT devices. This paper implements a simulation model which is used to modify the AES algorithm using logical masking properties. This invariant of the AES algorithm hides the array of bits during substitution byte transformation of AES. This model is used against SCA and particularly Power Analysis Attacks (PAAs). Simulation model is designed on MATLAB simulator. Results will give better solution by hiding power profiles of the IoT devices against PAAs. In future, the lightweight AES algorithm with false key mechanisms and power reduction techniques such as wave dynamic differential logic (WDDL) will be used to safeguard IoT devices against side channel attacks by using Arduino and field programmable gate array (FPGA).

Keywords


Cite This Article

APA Style
Ansari, N.M., Hussain, R., Arif, S., Hussain, S.S. (2022). Invariant of enhanced AES algorithm implementations against power analysis attacks. Computers, Materials & Continua, 72(1), 1861-1875. https://doi.org/10.32604/cmc.2022.023516
Vancouver Style
Ansari NM, Hussain R, Arif S, Hussain SS. Invariant of enhanced AES algorithm implementations against power analysis attacks. Comput Mater Contin. 2022;72(1):1861-1875 https://doi.org/10.32604/cmc.2022.023516
IEEE Style
N.M. Ansari, R. Hussain, S. Arif, and S.S. Hussain "Invariant of Enhanced AES Algorithm Implementations Against Power Analysis Attacks," Comput. Mater. Contin., vol. 72, no. 1, pp. 1861-1875. 2022. https://doi.org/10.32604/cmc.2022.023516



cc This work is licensed under a Creative Commons Attribution 4.0 International License , which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
  • 1408

    View

  • 1111

    Download

  • 0

    Like

Share Link