Home / Advanced Search

  • Title/Keywords

  • Author/Affliations

  • Journal

  • Article Type

  • Start Year

  • End Year

Update SearchingClear
  • Articles
  • Online
Search Results (2)
  • Open Access

    ARTICLE

    Real Time Vehicle Status Monitoring under Moving Conditions Using a Low Power IoT System

    M. Vlachos1,*, R. Lopardo2, A. Amditis1

    Journal on Internet of Things, Vol.4, No.4, pp. 235-261, 2022, DOI:10.32604/jiot.2022.040820

    Abstract In the era of the Internet of Things (IoT), the ever-increasing number of devices connected to the IoT networks also increases the energy consumption on the edge. This is prohibitive since the devices living on the edge are generally resource constrained devices in terms of energy consumption and computational power. Thus, trying to tackle this issue, in this paper, a fully automated end-to-end IoT system for real time monitoring of the status of a moving vehicle is proposed. The IoT system consists mainly of three components: (1) the ultra-low power consumption Wireless Sensor Node (WSN), (2) the IoT gateway and… More >

  • Open Access

    ARTICLE

    A Coprocessor Architecture for 80/112-bit Security Related Applications

    Muhammad Rashid*, Majid Alotaibi

    CMC-Computers, Materials & Continua, Vol.74, No.3, pp. 6849-6865, 2023, DOI:10.32604/cmc.2023.032849

    Abstract We have proposed a flexible coprocessor key-authentication architecture for 80/112-bit security-related applications over field by employing Elliptic-curve Diffie Hellman (ECDH) protocol. Towards flexibility, a serial input/output interface is used to load/produce secret, public, and shared keys sequentially. Moreover, to reduce the hardware resources and to achieve a reasonable time for cryptographic computations, we have proposed a finite field digit-serial multiplier architecture using combined shift and accumulate techniques. Furthermore, two finite-state-machine controllers are used to perform efficient control functionalities. The proposed coprocessor architecture over and is programmed using Verilog and then implemented on Xilinx Virtex-7 FPGA (field-programmable-gate-array) device. For and ,… More >

Displaying 1-10 on page 1 of 2. Per Page