Submit

Login Login

Register Register

Home / Journals / CMC / Online First / doi:10.32604/cmc.2026.086710
Journal Menu
Special Issues
Table of Content

All issues

Online First

2026

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

2014

2013

2012

2011

2010

2009

2008

2007

2006

2005

2004

Open Access

ARTICLE

Resource-Aware Co-Design of Spiking Neural Networks for Intelligent Structural Health Monitoring on Edge FPGAs

Van-Hai Pham1,2, Quang-Thai Pham1, Van-Vu Luyen1, Duy-Anh Nguyen1,*, Thanh-Toan Dao1
1 Department of Electronic and Computer Engineering, University of Transport and Communications, No.3 Cau Giay Street, Hanoi, Vietnam
2 Faculty of Electrical and Electronics Engineering, Hanoi Open University, B101, Nguyen Hien Street, Hanoi, Vietnam
* Corresponding Author: Duy-Anh Nguyen. Email: email

Computers, Materials & Continua https://doi.org/10.32604/cmc.2026.086710

Received 04 June 2026; Accepted 18 August 2026; Published online 07 September 2026

Abstract

Deploying deep Spiking Neural Networks (SNNs) on resource-constrained Field-Programmable Gate Arrays (FPGAs) for Structural Health Monitoring (SHM) is hindered by the persistent storage of neuronal membrane potentials across timesteps, creating a substantial on-chip memory requirement that standard Convolutional Neural Network (CNN) acceleration techniques do not directly address. We propose a Hardware–Software Co-Design Framework that enables deployment of a Spiking ResNet-18 for automated crack detection on a Xilinx KV260 edge FPGA. The framework formalizes the Membrane Memory Floor (MMF) as a lower bound on on-chip memory for the target deployment architecture, introduces Proportional Channel Scaling (PCS) for systematic topology reduction, applies Memory Type Selection (MTS) to optimally bind state arrays to heterogeneous BlockRAM (BRAM) and UltraRAM (URAM) resources, and develops Channel Folding, a novel High-Level Synthesis (HLS) architecture reducing intermediate buffers by 4×. Evaluated on the SDNET2018 dataset, the framework achieves 85.89±0.40% accuracy while reducing BRAM utilization by 71.7% and DSP usage by 87%, fitting a deep residual SNN onto a platform where the baseline requires 300% of available memory. Ablation analysis confirms that only the combined application of all techniques satisfies the strict resource constraints. Board-level measurements on the deployed KV260 platform report a dynamic power consumption of only 0.321 W during active SNN inference, demonstrating the suitability of the proposed framework for low-power autonomous SHM at the network edge.

Keywords

Spiking neural network; FPGA; high-level synthesis; edge AI; memory optimization; structural health monitoring; crack detection

  • 187

    View

  • 51

    Download

  • 0

    Like

Related articles
Copyright© 2026 Tech Science Press
© 1997-2026 TSP (Henderson, USA) unless otherwise stated

Share Link